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Circuit Provides Accurate Four-Quadrant Multiplication 
The problem: 
To design a circuit that will provide four-quadrant 
multiplication at frequencies ranging from dc to 100 
cps. The circuit must consume little power and have 
an accuracy of approximately 1 percent. 
The solution: 
A solid state circuit using pulse-width and -height 
multiplication techniques.
How it's done: 
The circuit uses ground referenced inputs and pro-
vides a ground referenced output. Transistors Qi and 
Q2 generate a linear sawtooth waveform at a repeti-
tion rate of 3 kc. This sawtooth waveform is then fed 
into a closed-loop dc amplifier and summed with 
multiplier input el. The el input is dc-coupled and 
the sawtooth waveform is ac-coupled to allow the saw-
tooth to be shifted at near ground level by the dc 
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input. The output of the amplifier, obtained at the 
collector of Q, is dc-coupled into a high-gain switch-
ing amplifier which controls the multiplying switching 
transistors Q8 and Q . The switching amplifier 
switches when the input-biased sawtooth waveform 
crosses zero. 
The e2 multiplier input is applied to the collector 
resistor of Q8. This input is also inverted and applied 
to the collector resistor of Q. The output eje2 of the 
multiplier is obtained by summing and filtering the 
output of the two switching transistors. When el is 
zero, the sawtooth at the output of Q4 is symmetrical 
about ground level and turns Q8 and Q9 on and off 
for equal time increments. Thus the output is zero 
regardless of the value of e. Similarly, when e2 is 
zero, the output is zero for all values of el. When 
inputs e  and e2 have any values other than zero, the 
switching duty cycles of Q8 and Q9 are changed in
proportion to these inputs to provide an output equal 
to the product of et and e. 
Note: 
Inquiries concerning this innovation may be di-
rected to:
Technology Utilization Officer 
Western Operations Office 
150 Pico Boulevard 
Santa Monica, California 90406 
Reference: B66-10331 
Patent status: 
No patent action is contemplated by NASA. 
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